
UK Patent Application GB GB 7 2 121 569 A

- (21) Application No 8312834
- (22) Date of filing 10 May 1983
- (30) Priority data
- (31) 377413
- (32) 12 May 1982
- (33) United States of America (US)
- (43) Application published 21 Dec 1983
- (51) INT CL³ G06F 15/44
- (52) Domestic classification G4A 13E 17B AP G4H 13D 14A 1A TG
- (56) Documents cited EP A 0033833 EP A 0005179 US 4186871
- (58) Field of search G4A G4H
- (71) Applicants
 Bally Manufacturing
 Corporation,
 (USA-Illinois),
 2640 West Belmont
 Avenue,
- Chicago,
 State of Illinois 60618,
 United States of America.
- (72) Inventors
 Martin Anthony Keane
- (74) Agent and or Address for Service
 Boult, Wade and Tennant, 27 Furnival Street, London, EC4A 1PQ.

- (54) System guaranteeing integrity of a gambling system
- (57) Data and associated validation information stored in a nonsecure location are verified as to integrity by cryptograph techniques. Verification activates a gambling system to operate in a gambler-responsive mode, and non-verification activates an alarm mode. The system is used in postal metering, electronic mail, electronic funds transfer and other source data


processing systems. The validation information is formed by deriving a first value from the data according to a first relationship, and then deriving the validation information from the first value by means of a nonpublic derivation having an inverse function. The validation word is then associated with the data and stored in the nonsecure portion. Verification is accomplished by deriving 430 a first value from the data


(57) continued overleaf...





This specification as filed includes a computer program which is not here reproduced.

GB 2 121 569 A









15

20

25

35

40

45

SPECIFICATION

A system and method for guaranteeing the integrity of a gambling system

interchanging a memory device or its contents.

5 This invention relates to secure systems, such as gambling apparatus, and more particularly to a system for guaranteeing the integrity of information content in the secure system, such as the control program of gambling apparatus.

It is often the case in electronic gambling systems that a microprocessor electronics based gambling system can be customized for different types of play by changing a memory device (such as an EPROM) or by changing the memory device contents (such as by remotely downloading data into a read-write memory (RAM) or EPROM). However, it is currently the practice of some state gambling commissions, such as inew Jersey, U.S.A. to require a seal be applied to all circuitry on each circuit board (including the EPROM or RAM) as part of the certification process. Thus, inventories must be maintained of the sealed boards for each of a piurality of machines, both in manufacturing output and maintaining a repair stock pile. This approach is both costly and inefficient, inasmuch as many machines have a common nucleus and utilize the same circuit board with a different control memory program for each of a plurality of games being selected by

Although this approach is costly and cumbersome, there has heretofore been no alternative technique provided to perform the important function of guaranteeing the integrity of the gambling machines.

In accordance with one aspect of the present invention, a system is provided wherein data and associated validation information stored in a nonsecure location are verified as to integrity by cryptographic techniques. Good integrity verification activates the system to operate in a first mode, and bad integrity verification activates the system to operate in a second mode. In a preferred embodiment, the system is a gambling system, with a first mode corresponding to user responsive operation and the second mode corresponding to an alarm mode. Other systems where the present invention would be useful include postal metering, electronic mail, electronic funds transfer and other secure data processing systems.

In accordance with another aspect of the present invention, the system has an interface port for communicating with an external device, such as a central control computer. Data and associated validation information are loaded into memory in the nonsecure location, and the system verifies the integrity of the data and associated validation information as stored in the memory by cryptographic techniques operatively relating the data to the associated validation word. The system is activated to either a first or second operative mode responsive to a verification result of good or bad integrity, respectively.

For example, a central computer could download information to one or a plurality of remotely located systems which would each verify the integrity of the information received and stored in its respective memory. Where the remotely located systems are gambling systems, the downloaded information can be odds, control programs, random number seeds, etc.

In accordance with one of the illustrated embodiments of the present invention, a gambling apparatus is disclosed having a secure portion which is certified and sealed by the Gaming Commission, and having a nonsecure portion, not sealed by the Gaming Commission, the integrity of which is verified by the secure portion. The secure portion of the gambling apparatus comprises a circuit board having a central processor and a first memory. The nonsecure portion of the gambling apparatus is comprised of a second portion of the circuit board, or an independent circuit board, having a second memory such as a nonsecure ROM, EPROM, or read-write memory (RAM). Utilizing cryptographic techniques, the integrity of the nonsecure portion of the system is verified by the secure portion of the system.

The gambling system is operable in three modes, and powers up in a test mode for verifying the integrity of the gambling system. Where a positive verification is made that the nonsecure memory (e.g. ROM) has satisfactory integrity, the system is activated to an operable mode responsive to player user control inputs. Alternatively, where the results of the test mode is a negative verification showing the nonsecure memory does not have good integrity, and gambling system is forced to an inoperable mode nonresponsive to player user control inputs, and an alarm is activated.

The nonsecure portion of the circuit board, the integrity of which is cryptographically detectable, has a first nonvolatile memory (such as a ROM, PROM, EPROM or EEPROM nonvolatile memory or a read-write [RAM] volatile memory) having a validation word stored therein, the validation word being derived from the first memory contents according to a first relationship. The validation word is formed by deriving a first value from the first memory's contents. The validation word is then derived from the first value by means of a nonpublic derivation having an inverse function. The validation word is then combined to form a part of the contents of the first rnemory.

The secure portion of the circuit board has a processor and a second nonvolatile memory mounted thereon. The integrity of the secure portion is overt and detectable, such as by physical seal. The secure portion of the board includes means for deriving a second value from the validation word of the first memory means of the inverse function. The secure portion also includes means for comparing the first and second values, and means for verifying the integrity of the second memory. The verification means activates the gaming system to the user reponsive play mode responsive to a comparison result of equality, or activates the gaming system to the user nonresponsive (alarm) mode responsive to a comparison result of inequality.

The relationship for deriving the first value, the nonpublic relationship, and the inverse relationship of the

The state of the s

non-public relationship, are such that interrolating or cross deriving one to another is very complex and an extremely difficult and time consuming task. In a preferred embodiment, the encryption function is secret and the inverse function is public. A better understanding of the invention may be had from the following detailed examples, the detailed 5 description being taken in conjunction with the accompanying drawings in which: Figure 1 is a perspective view of a gaming system such as a video slot gambling machine, illustrating one apparatus which can utilize the present invention; Figure 2 is a top view showing one embodiment of a circuit board as contained in the gaming system of Figure 1 having a secure portion and a nonsecure portion; Figure 3 is a flow chart illustrating one embodiment of the encryption method utilized in accordance with one embodiment of the present invention; Figure 4 is a flow chart of the decryption test method as utilized in accordance with one embodiment of the present invention; and Figure 5A-D are computer program listings for one embodiment of the present inention. Referring now to Figure 1, a gaming system is shown illustrative of one embodiment of the present 15 invention. A housing 100 is provided which contains the necessary human player control interfaces as well as electronic circuitry and mechanical circuitry. Human player control inputs are provided, such as push buttons 110 and control handle 120. A viewing area, 130 such as video screen is provided on the front of the cabinet housing 100 for player viewing of the gaming machine response to player inputs. Coin shoots 140 20 are provided for accepting player coins and returning bent coins. The number of credits which the player has 20 as well as the active game display are provided on the visual display means 130. For example, the gaming system of Figure 1 can be a slot machine gambling system having 3, 4, or any number of reels, or may alternatively he --- ther type of garning or garnbling system. Where applicable, a pay out shoot 145 may be provided for outputting coins to winning players. The housing 100 also contains an observation circuit board 200, as shown in Figure 2, which provides the 25 control and game electronic circuitry necessary to create the desired gambling system in conjunction with the video display 130 and user interface controls 110 and 120. Additionally, the housing 100 contains necessary power supplies, limit switches, etc. necessary to implement the remainder of the desired gaming system. Referring to Figure 2, the circuit board 200 as discussed with reference to Figure 1 is shown in block 30 diagram form. The circuit board 200 may be comprised of a single circuit board or of a plurality of circuit boards with appropriate interconnections provided. The circuit board 200 is comprised of two functionally separate units, a sealed secured portion 210 and a nonsealed, nonsecure circuit portion 250. The sealed circuit board portion 210, as illustrated, contains a microprocessor 220, a read only memory (such as a ROM, 35 PROM, or EPROM), and miscellaneous electronic and electromechanical circuitry 240. The sealed portion of 35 the circuit board 210 represents the fealed portion of the gaming system in a physical sealing manner which would comply with a particular State Gaming Commission's requirements. The nonsealed portion of the circuit board, 250, contains an interconnection socket 260 for a memory device, (e.g. for a RAM, ROM, PROM, or EPROM). When the socket 260 provides interconnection for a 40 read-write memory, RAM or EPROM, the data contents of the read-write memory can be downloaded into 40 the read-write memory. For example, a control program can be down-loaded from a remote site into the read-write memory of a local gambling system via an interface port 270 (Figure 2) of the local gambling system and the downloaded program verified by the secure portion of the circuit board in accordance with the teachings of the present invention. Multiple gambling systems can be configured to meet crowd 45 selection patterns by specifying control programs either locally or remotely for each system. The systems can also be selectively forced inoperative by downloading appropriate control programs. This portion of the circuit board is not physically spaled, and thus the memory inserted into the ROM socket 260 can easily be changed or interchanged. While this is desirable from the view point of minimizing spare parts stock piling and maximizing manufacturing flexibility, the nonsealed socket does pose security risks and problems. 50 However, in accordance with the present invention, cryptographic techniques are utilized to verify the integrity of the nonsecure portion of the circuit board, 250, via means of cryptographic processing by the 50 secure portion of the circuit board, 210. The microprocessor 220 may be of any type, with its selection being made based upon desired operating speed, instruction set capabilities, and cost considerations. In addition, the microprocessor 220 may be comprised of a plurality of circuits including a general purpose 55 microprocessor (of a 4, 8, 16, 32, etc. bits register length), in conjunction with special purpose peripheral processors and interface chips, such as number crunchers, fast Fourier processors, fast multipliers, etc. Referring to Figures 3 and 4, the methodology utilized to accomplish the invention of the illustrated embodiments can be more readily understood by reference to the encryption (Figure 3) and decryption (Figure 4) flow charts. Referring to Figure 3, the encryption process utilized for creating a verifiably secure memory for insertion into the nonsealed socket 260 (of Figure 2) is illustrated in flow chart form. The procedure starts at step 300.

Proceeding at step 310 the last f1 bytes of the nonsecure memory are designated as a validation word W and reserved from the remaining contents of the nonsecure memory which is designed as the vector R. A control program which has been developed is loaded into the encryption systems memory and designated as the contents of the nonsealed and nonsecure memory (the vector R). The validation word W is as yet undefined,

3 GB 2 121 569 A

but will represent the encrypted key to insure the Integrity of the remainder of the contents of the memory. Proceeding to step 320 an integer value F(R) is computed from the vector R by means of a one way public function F. F is a one way function mapping R into an integer whose magnitude is comparable to that of one element of R. F need not be one to one, but should be such that changing R while leaving F(R) unchanged is a difficult task. The function F is a public function in that it is also utilized in the encryption process and may be discovered or known by members of the public.

Proceeding to step 330, a validation word W is computed from the value F(R) by means of a secret function D which maps words into words with an inverse function E which is a public encryption function. Thus, W = D(F(R)), and E(D) = 1. Thus, when the function E is utilized in the encryption process, E (W) should equa! F(R) only when the contents of the memory (the vector R and the validation word W) has not been tampered with. Thus, the integrity of the contents of the nonsealed nonsecure memory can be verified.

Proceeding to step 340, the validation word W is placed in the memory locations which had been set aside as the last N bytes of the nonsealed memory. At this point the encryption proces has ended as evidenced at step 350. The contents of the nonsealed memory (vector R) plus the validation word (appropriately located in the last N bytes) can be committed to the nonsecure and nonsealed memory (e.g. ROM, EPROM, RAM).

15

35

45

50

55

60

For further details on one way mapping functions, and public key cyrptography concepts, reference is made to the literature in general, such as "A Method for Obtaining Digital Signatures and Public Key Cryptocism Systems", by R.L. Rivest, et al., as published in the February, 1978, Volume 21, Number 2 issue of the Communications of the ACM, at pages 120-126, hereby incorporated herein by reference. A second reference, "The Mathematics of Public Key Cryptography" by Martin E. Hellman, published in Scientific American, pages 146-157, 19, deals generally with the mathematics involved in public key cryptography, and is hereby incorporated herein by reference. Both of the aforementioned references deal with the general problem of secure electronics communication system, either for message transfer, or for funds transfer. The references address themselves to techniques to prevent tampering with new electronic communication systems and fund transfer systems and means to protect the vast quantities of private information such as credit records and medical history stored in computer data banks. Encryption and decryp- tion are utilized for transforming information so that it is unintelligible and therefore useless to those who are not meant to have access to it. Secondly, cryptographic techniques are utilized to insure that messages sent have not been tampered with, of critical concern in electronic funds transfer.

Referring to Figure 4, the decryption process is illustrated in flow chart form, illustrating one embodiment of the present invention. The process flow starts when the gambling system of Figure 1 is powered up, at step 400. The process proceeds to step 410 where the system is set to the test mode, wherein the system is nonresponsive to players control inputs. The contents of the nonsealed portion of the circuit board are examined by the secure sealed portion of the circuit board, by defining the last N bytes of the nonsealed memory contents as the validation word W, and defining the remaining nonsealed memory contents as a vector R, whose elements are the individual words of the nonsealed memory.

Proceeding, as it is itstated at step 430, the integer value F(R) is computed for the nonsealed memory contents represented as the vector R by means of the public function F. Next, an integer value E(W) is computed from the validation word V/ based upon the public encryption function E. It will be recalled that the function E is the inverse of the function D. Thus, E(W) = E(D(F(R))) = F(R) only when the contents of the nonsealed memory have not been tampered with.

The decryption process proceeds as illustrated at step 450, where the computed value F(R) is compared to the computed value E(W). If F(R) = E(VI), then the integrity of the nonsealed memory has been positively verified, and the gaming system flow proceeds as illustrated at step 480. The gaming system is set to a player responsive operable mode, wherein the coin chute and user controls are activated and the gaming system becomes playable, as illustrated at step 490. The control program contained in the nonsealed memory is executed by the processor in the sealed portion of the circuit board, 210, and the gaming system operation proceeds under supervision of the control program. At this point, the decryption and integrity verification procedure has been completed, as illustrated at step 500.

Referring back to decision block 450, where the result of the comparison of F(R) and E(W) results in a determination of inequality, the procedureal flow continues as illustrated at step 460. The gaming system of Figure 1 is set to a player nonresponsive alarm mode. The user controls become inoperative, and the system proceeds to execute an alarm control program, as preferably stored in the secure sealed ROM illustrated at step 470. At this point the machine is disabled, and the operator is informed of the error condition. The tainted nonsealed memory device is removed from the nonsealed socket and the operator can choose between shutting the system down, or trying an alternte non-sealed memory integrated circuit. Where the system is shut down, the procedural flow is ended, as illustrated at block 500. Where a new integrated circuit is placed in the ROM socket 460, the decryption procedure repeats starting again at step 400 with power up. In either event, the tainted memory chio should be turned over to authorities for evaluation as to tampering or simply system or manufacturing error.

Thus, in accordance with the discussion of the illustrated embodiment, herein, the ROM 230 in the sealed portion of the circuit board, 210, contains a verification program to monitor the security of the nonsealed portion of the circuit board 250 containing the plugged in nonsealed memory 260. The function F is a plublicly available function such that the signature F(R) provides a publicly available signature of the nonsealed memory contents less the validation check word W, while the encryption function E is publicly

10

15

25

30

40

45

50

60

65

available to provide for a publicly available encryption key check word E(W). By computing the validation check word W using a secret decryption key, function D, which is the inverse of the public encryption function E, the integrity of the entire contents of the nonsealed memory (both the validation word W and the remaining contents) can be protected and detected in accordance with the present invention's teachings.

An example may be illustrative. Presume the nonsealed memory to be protected is an EPROM having a capacity of 2048 bytes. The last 8 bytes are set aside as the validation word W, and the remainder is partitioned into 408 five byte words $\{D_0, D_1, ... D_{497}\}$. Define 408 prespecified integers $\{P_1, P_2, ... P_{407}\}$ and an additional prespecified integer P_{408} . Additionally, a large composite integer XNBase is prespecified. F(R) and F(R) can then be computed as follows:

i = 407

10

15

 $F(R) = \Sigma$ W_i^{Pi} (modulo XN8ise).

i = 0

 $E(W) = W^{P408}$ (modulo XNBase).

The validation check procedure can be modified slightly such that if F(R) plus E(W) (modulo XNBase) equal to 0 then the integrity of the EPROM is questioned and the system goes to the alarm mode. This example in its modified format has been implemented with a BASIC language program and has been successfully tested on an EPROM from an electronic slot machine. The BASIC language program and EPROM object code hexdump listing and extracted in Figures 5and. While BASIC language was utilized in the illustrated program of Figure 5, any computer programming language could be utilized with an appropriate system. In the illustrated system of Figure 1-5, all arithmetic operations were exact modulo (XNBase), double precision numbers exact to 16 digits. However, other cryptographic mathematical techniques could be utilized equally well, and implemented in accordance with the teachings of the present invention.

It will be understood by those skilled in the art that other functional and operative relationships between the data and validation information can be used consistent with the teachings of the present invention.

Furthermore, in performing the verification function, operative relationships in addition to or instead of comparison can be used consistent with the teachings of the present invention.

While there have been described above victors embodiments of system and methods for guaranteeing the integrity of the control program of a gambling machine having sealed and nonsealed portions, for the purpose of illustrating the manner in which the invention may be used to advantage, it will be appreciated that the invention is not limited thereto. Accordingly, any modification, variation, or equivalent arrangement within the scope of the accompanying claims should be considered to be within the scope of the invention.

CLAIMS

- 1. A system for selectively operating in one of a plurality of modes responsive to a determined system integrity comprising:
 - (a) a nonsecure portion of the system having data and validation information in a portion therein,
 - (b) a secure portion of the system comprised of:
 - (1) means for deriving a first value from the data according to a first relationship;
- 45 (2) means for deriving a second value from said validation information by means of a second relationship,
 - (3) means for operatively relating said first and second values to determine system integrity.
 - (4) means for activating said system to a selected operational mode responsive to said means for operatively relating,
- 2. The system as in Claim 1 further characterized in that said nonsecure portion comprises a memory.
- 3. The system as in Claim 1 wherein the integrity of the nonsecure portion is cryptographically verifiable, and the integrity of the secure portion is noncryptographically verifiable.
- 4. The system as in Claim 1 further characterized in that said validation information is derived from said data according to first and third relationships.
- 5. The system as in Claim 4 wherein said second relationship is the inverse of the third relationship.
- 6. The system as in Claim 1 further characterized in that said means for operatively relating provides bad and good system integrity outputs indicative of the determined system integrity.
- 7. The system as in Claim 6 wherein said means for activating said system activates said system to a first operational mode responsive to good system integrity output and activates said system to a second operational mode to a bad system integrity output.
 - 8. The system as in Claim 1 further characterized in that said system is activated to a first operational mode responsive to a determination of good system integrity and said system is activated to a second operational mode responsive to a determination of bad system integrity.
- 9. The system as in Claim 7 or 8 further characterized in that said first operational mode is a normal operational mode, and said second operational mode is an alarm mode.

| | (b) a nonsecure portion of the circuit board, the integrity of which is cryptographically detectable, having a memory having data and validation information stored therein, wherein the validation information is derived from the data information according to a public first relationship and a secret second relationship having a public inverse relationship; | |
|----|--|------------|
| 5 | (c) a secure portion of the circuit board having processing electronics the secure portion being detectable, wherein said secure portion of the circuit board is further comprised of: | 5 |
| | (1) means for deriving a first value from the data omfpr, atopm according to the public first relationship, | |
| 10 | (2) means for deriving a second value from said validation word by means of said public inverse relationship, | 10 |
| | (3) means for operating on said first and second values to provide an integrity signal, (4) means for activating said system to a first mode responsive to a first integrity signal indicative of good system integrity, and | |
| 15 | (5) means for activating said system to a second mode responsive to a second integrity signal | 15 |
| | indicative of bad system integrity. 40. The system as in Claim 39 wherein said secure portion is further comprised of a processor and a | |
| | second memory. 41. The system as in Claim 39 wherein said first, second and inverse second relationships are one-way | |
| 20 | functions. 42. A system as in Claim 39: | 20 |
| | wherein said first relationship has the characteristic that changing the contents of said memory changes | |
| | said first veltage 43. The system of Claim 39: | |
| 25 | wherein said second relationaling is a one-way trap-door function. | 25 |
| | 44. A gaming system comprising: (a) a cabinet having a display area and a user control; | |
| | (b) a circuit board mounted within the cabinet; (c) a nonsecure partion of the circuit board, the integrity of which is cryptographically detectable, having | |
| 30 | a memory having data and validation information stored therein, wherein the validation infomation is derived, by means of a second relationship having an inverse relationship, from a first value derived from | 30 |
| | and changing according to a first relationship responsive to the data contents; (d) a secure portion of the circuit board having verifiably good integrity comprising: | |
| 35 | (1) means for deriving a second value from the data contents of the first memory according to the first relationship. | 35 |
| | (2) means for deriving a third value from said validation information by means of said inverse relationship, | J J |
| | (3) means for providing an integrity output responsive to operting on said second and third values, (4) means for activating said system to a first mode responsive to a first integrity output, and | |
| 40 | (5) means for activating said system to a second mode responsive to a second integrity output. 45. The system as in Claim 44 wherein said first integrity output is indicative of good system integrity. | 40 |
| | and said second integrity output is indicative of bad system integrity. 46. The system as in Claim 45 wherein said first mode is further characterized as activating said system | |
| 45 | to a user control responsive system. | |
| 45 | alarm. | 45 |
| | 48. A gaming system operable in a player responsive mode and an alarm mode, comprising: a first memory having data and validation information contents therein, wherein said validation | |
| | information is operatively associated with the remaining contents of the nonsecure memory | |
| 50 | a secure memory; means for validating the integrity of the first memory comprising: | 50 |
| | means for executing instructions from the secure memory so as to derive a first value operatively | |
| | associated with the data contents of the first memory; means for executing instructions from the secure memory so as to derive a second value operatively | |
| 55 | essociated with the validation information; | 55 |
| | means for providing a good/faulty system integrity result output responsive to operatively relating said first and second values; | |
| | means for activating taid gaming system to said alarm mode responsive to a result output of faulty system integrity; and | |
| 60 | means for activating said gaming system to said player-responsive mode responsive to a result output of good system integrity. | 60 |
| | 49. The system as in Clairn 48: | |
| | wherein said first relationship has the characteristic that changing the contents of said first memory changes said first value. | |
| 65 | 50. A gaming system as in Claim 48 or 49: | 65 |
| | | |

wherein said validation information is derived from said first value. 51. The system as in Claim 48 wherein said first, second and inverse second relationships are one-way functions. 52. A system for insuring the integrity of information loaded into the system, comprising: (a) a memory having initially undefined contents; (b) means for loading data and validation information into the contents of the memory wherein said data is related to said validation information according to a public first and a secret second relationship; (c) means for verifying the integrity of the loaded contents comprising: (i) means for deriving a first value according to the first relationship responsive to the data contents of 10 the memory, 10 (2) means for deriving a second value according to a public inverse of the second relationship responsive to the validation information, (3) means for operatively relating the first and second values to provide an integrity output indicative of good and bad integrity of the memory contents, (d) means for controlling the operable status of the system further comprising: 15 (1) means for activating said system to a normal operational mode responsive to the good integrity output, and (2) means for activating said system to an alarm mode responsive to said bad integrity output. 53. The system as in Claim 52: wherein said system is a gaming system. 20 54. The system as in Claim 53 further comprising: an interface port for communicating with an external device; means responsive to said interface port for loading said memory with the communications received from said external device. 55. The system as in Claim 53 or 54 wherein said memory is located in a nonsecure portion of the second 25 system, and said means for verifying the integrity and means for controlling the operable status are located in a secure portion of the second system. 56. The system as in Claim 52 or 53 having user responsive input means, wherein said normal operational mode is further characterized as being responsive to said user responsive input means. 57. A method of controlling the operable mode of a system having a memory with data and validation 30 information contents, comprising the steps of: deriving a first value from the data contents according to a first relationship, deriving a second value from the validation information according to a second relationship; operatively relating said first and second values so as to determine system integrity, activating the system to a selected operative mode responsive to the determined system integrity. 35 58. The method as in Claim 57 further characterized in that said system is a gaming system. 59. The method as in Claim 57 further characterized in that said validation information is derived from said data content according to the first relationship and an inverse to the second relationship. 60. The method as in Claim 59 further comprising the steps of: activating the system to a normal operative mode responsive to a determination of good system integrity, 40 and activating said system to an alarm operative mode responsive to a determination of bad system integrity. 61. The method as in Claim 57 or 58 further comprising the steps of: making the first and second relationships public; maintaining the inverse to the second relationship in secrecy. 45 45 62. The method as in Claim 57 or 58 further comprising the steps of: deriving said first value by means of a function which exhibits the characteristic that changing any of the contents of the nonsecure memory changes the first value. 63. The method as in Claim 62 wherein said validation information is derived from said first value, further 50 comprising the steps of: 50 determining said second value from said validation information by means of an inverse derivation to that by which the validation information is obtained from the first value. 64. A method for creating a memory having verifiable secure data contents comprising the steps of: deriving a first value from the data contents of the memory by a first relationship wherein changing the 55 contents of the memory changes the first value; 55 deriving a validation value from said first value by a second relationship having an inverse relationship:and storing and validation value in said memory contents. 65. A method of verifying the integrity of a memory having data content and validation value content 60 related to said data content by first and second relationships, comprising the steps of: 60 deriving a first value from the data content of the memory by the first relationship; deriving a second value from said validation value by an inverse to said second relationship; providing an integrity output indicative of good and bad system integrity responsive to operatively relating the first value and the second value; providing a first activation signal responsive to said integrity output indicating good system integrity and 65

storing said communicated data and associated validation information in said memory. 81. A method for controlling the operative mode of a system, having local and remote devices

80. The method of Claim 57 or 58 or 76 further comprising the steps of:

operatively relating said validation information to an inverse of said second functional mapping

communicating said data and associated validation information to the system from a source external to

60

65

to a second functional mapping.

the system;

wherein said second value is derived by

| â | GB 2 121 569 A | ā |
|----|--|----|
| • | responsive to determined integrity of communicated information comprising the steps of: operating upon data information at the remote device according to first and second relationships to derive validation information. | • |
| 5 | communicating said data and validation information from the remote device to the local device, | 5 |
| 3 | first value; operating upon said validation information at said local device, according to an inverse of said second | J |
| | relationship, to derive a second value; controlling the operative mode of the system responsive to operatively relating said first and second | |
| 10 | values. 82. The method as in Claim 81 further characterized in that there are a plurality of local devices, wherein the step of controlling the operative mode of the system further comprises the steps of: | 10 |
| | selectively controlling the operative mode of each of said local devices responsive to the operative relationships for each respective first and second values. | |
| 15 | 83. The method as in Claim 81 further comprising the steps of: deriving said first value by means of a function which exhibits the characteristic that changing any of the contents of the nonsecure memory changes the first value. | 15 |
| | 84. The method as in Claim 81 wherein said validation information is derived from said first value, further comprising the steps of: | |
| 20 | | 20 |
| | relationships are public, and said \$eyond functional relationship is secret. 86. The method as in Claim 81 or 85 further characterized in that said first, second and inverse second | |
| 25 | functional relationships are one-way functions. 87. A system for selectively operating in one of a plurality of modes responsive to a determined system integrity substantially as herein described with reference to the accompanying drawings. | 25 |
| | 88. A system for insuring the integrity of a remotely located downloaded memory substantially as herein described with reference to the accompanying drawings. | |
| 30 | | 30 |
| | 91. A system for insuring the integrity of information loaded into the system substantially as herein described with reference to the accompanying drawings. | |
| 35 | 92. A method of controlling the operable mode of a system having a memory with data and validation information contents substantially as herein described with reference to the accompanying drawings. 93. A method for creating a memory having verifiable secure data contents substantially as herein | 35 |
| | described with reference to the accompanying drawings 94. A method for verifying the setegrity of a memory having data content and validation value content | |
| 40 | related to said data content by first and second relationships substantially as herein described with reference to the accompanying drawings. 95. In a system, having a sealed secure circus portion comprising a processor and a first memory, said | 40 |
| | system also having an insecure circuit portion comprising a second memory, a method of insuring the integrity of the insecure portion of the system substantially as herein described with reference to the | |
| 45 | saccompanying drawings. 96. In a gaming system, having a player responsive mode and a player nonresponsive alarm mode, said system comprising a nonsecure memory having data and validation information, said validation information being operatively related to the data, said system also having a secure memory, a method for selectively activation the system also having as secure we memory. | 45 |
| 50 | activating the system to a predetermined mode responsive to validating the integrity of the nonsecure memory, substantially as herein described with reference to the accompanying drawings. 97. A method for controlling the operative mode of a system, having local and remote devices responsive to determined integrity of communicated information substantially as herein described with reference to the accompanying the ward. | 50 |

Printed for Moreon's Common titles, by Coydon Printing Company Limited, Croydon, Surray, 1982.

Published by The Patent Office, V. Coydon Printings, London, WC2A TAY, from which copies may be obtained.

reference to the accompanying drawings.